

# Monday, September 25th

08:20-09:00	Registration
09:00-09:30	Opening
09:30-10:30	<p>Keynote Speech: 1 Plenty of Room at the Bottom? Micropower Deep Learning for IoT end-nodes</p> <p>Keynote Speaker: Prof. Luca Benini, Univ.di Bologna, Italy Session Chairs: Dr. C.-L. Sotiropoulou, Prof. S. Nikolaidis</p>
10:30-11:00	Coffee break
11:00-12:40	<p>Session 1 Non conventional energy efficiency techniques using stochastic and bio-inspired techniques</p> <p>Session Chairs: Prof. G. Syrakoulis, Prof. A. Garcia-Ortiz</p>
25 min	<p>Approximate DIV and SQRT Instructions for the RISC-V ISA: An Efficiency vs. Accuracy Analysis.</p> <p><i>Lei Li, Michael Gautschi and Luca Benini ETH Zurich, Switzerland</i></p>
25 min	<p>FLINT+: A Runtime-Configurable Emulation-Based Stochastic Timing Analysis Framework.</p> <p><i>Moritz Weißbrich<sup>1</sup>, Guillermo Paya-Vaya<sup>1</sup>, Holger Blume<sup>1</sup>, Ardalan Najafi<sup>2</sup> and Alberto Garcia-Ortiz<sup>2</sup></i></p> <p><sup>1</sup><i>Institute of Microelectronic Systems, Leibniz Univ. Hannover, Germany</i> <sup>2</sup><i>ITEM, Univ. of Bremen, Germany</i>.</p>
25 min	<p>Energy Aware Networks-on-Chip Cortex Inspired Communication.</p> <p><i>Erwan Moréac<sup>1</sup>, Johann Laurent<sup>1</sup>, Pierre Bomei<sup>1</sup>, Andre Rossi<sup>2</sup>, Emmanuel Boutillon<sup>1</sup> and Maurizio Palesi<sup>3</sup></i></p> <p><sup>1</sup><i>Lab-STICC, Université de Bretagne Sud, France</i> <sup>2</sup><i>LERIA, Université d'Angers, France</i> <sup>3</sup><i>Department of Computer Science and Telecommunications Engineering, Univ. of Catania, Italy</i>.</p>
25 min	<p>Architecture Exploration of a Fixed Point Computation Unit using Precise Timing Spiking Neurons.</p> <p><i>Thomas Mesquida<sup>1</sup>, Alexandre Valentian<sup>1</sup>, David Bol<sup>2</sup> and Edith Beigne<sup>1</sup></i></p> <p><sup>1</sup><i>Univ. Grenoble Alpes, CEA, LETI, MINATEC Campus, France</i> <sup>2</sup><i>Université catholique de Louvain, Belgium</i></p>
12:40-14:00	Lunch

# Monday, September 25th

14:00-15:40

Session: 2

## Three dimensional interconnects: architectures and test

Session Chairs: Prof. K. Tatas , Prof. K. Siozios

25 min

Edge Effect Aware Crosstalk Avoidance Technique for 3D Integration.

*Lennart Bamberg, Amir Najafi and Alberto García-Ortiz*

*ITEM, Univ. of Bremen, Germany*

25 min

3D-IC Signal TSV Assignment for Thermal and Wirelength Optimization.

*Yuxin Qian, Cong Hao and Takeshi Yoshimura*

*Graduate School of IPS, Waseda Univ. Japan.*

25 min

Embedded Toggle Generator to Control the Switching Activity during Test of Digital 2D-SoCs and 3D-SICs.

*Leonidas Katselas<sup>1</sup>, Angelos Athanasiadis<sup>1</sup>, Alkis Hatzopoulos<sup>1</sup>, Hailong Jiao<sup>2</sup>, Christos Papameletis<sup>3</sup> and Erik Jan Marinissen<sup>4</sup>*

<sup>1</sup>*Aristotle Univ. of Thessaloniki, Greece*

<sup>2</sup>*Eindhoven Univ. of Technology, Netherlands*

<sup>3</sup>*Cadence Design Systems, USA*

<sup>4</sup>*IMEC, Belgium.*

25 min

3DBUFFBLESS: A Novel Buffered-Bufferless Hybrid Router for 3D Networks-on-Chip.

*Konstantinos Tatas, Savvas Savva and Costas Kyriacou*

*Frederick University, Cyprus*

15:40-16:30

Poster Session - PhD Forum - Coffee break

Session Chair: Mr. Ioannis Messaris

A Fair Comparison of Adders in Stochastic Regime.

*Ardalan Najafi<sup>1</sup>, Moritz Weißbrich<sup>2</sup>, Guillermo Payá Vayá<sup>2</sup> and Alberto Garcia-Ortiz<sup>1</sup>*

<sup>1</sup>*ITEM, Univ. of Bremen, Germany*

<sup>2</sup>*Institute of Microelectronic Systems, Leibniz Universität Hannover, Germany*

Placement-based SER Estimation in the Presence of Multiple Faults in Combinational Logic.

*Georgios Ioannis Paliaroutis, Pelopidas Tsoumanis, Georgios Stamoulis and George Dimitriou*

*University of Thessaly, Greece*

# Monday, September 25th

A Topology Optimization Method for Low-Power Logic Circuits with Dual-Threshold Independent-Gate FinFETs.

*Haotian Zhu, Jianping Hu, Huishan Yang, Yang Xiong and Tingfeng Yang*

*Ningbo University, China*

Optimal Content-Dependent Dynamic Brightness Scaling for OLED Displays.

*Daniele Jahier Pagliari, Enrico Macii and Massimo Poncino*

*Politecnico di Torino, Italy*

Oscillation-based Technique for Post-Bond Parallel Testing and Diagnosis of Multiple TSVs.

*Stylianos-Georgios Papadopoulos<sup>1</sup>, Vasileios Gerakis<sup>1</sup>, Yiorgos Tsiatouhas<sup>2</sup> and Alkis Hatzopoulos<sup>1</sup>*

<sup>1</sup>*Aristotle Univ. of Thessaloniki, Greece,*  
<sup>2</sup>*Univ. of Ioannina, Greece*

An Analytical Delay Model for ReRAM Memory Cells.

*Carola de Benito<sup>1</sup>, Rodrigo Picos<sup>1</sup>, Mohamad Moner Al Chawa<sup>1</sup>, Josep Lluis Rosselló<sup>1</sup>, Miquel Roca<sup>1</sup>, Spiros Nikolaidis<sup>2</sup> and Ioannis Messaris<sup>2</sup>*

<sup>1</sup>*Universitat Illes Balears, Spain*

<sup>2</sup>*Aristotle Univ. of Thessaloniki, Greece*

Power Proportional Adder Design for Internet of Things in a 65 nm Process.

*Adrian Wheeldon, Jordan Morris, Danil Sokolov and Alex Yakovlev*

*Newcastle University, UK*

Approximate Adder Segmentation Technique and Significance-Driven Error Correction.

*Khaled Al-Maaitah, Ghaith Tarawneh, Ahmed Soltan, Issa Qiqieh and Alex Yakovlev*

*Newcastle University, UK*

*Fault-Tolerant Routing Methodology for Networks-on-Chip*

*S. Savva, Frederic University, Cyprus*

# Monday, September 25th

16:30-18:00

Session 3

## Energy efficiency for processing elements: architectures and methodologies

Session Chairs: Prof. V. Oklobdzija, Prof. N. Konofaos

22 min

Slow and Steady Wins the Race? A Comparison of Ultra-Low-Power RISC-V Cores for Internet-of-Things Applications.

*Pasquale Davide Schiavone<sup>1</sup>, Francesco Conti<sup>1,2</sup>,  
Davide Rossi<sup>2</sup>, Antonio Pullini<sup>1</sup>, Michael  
Gautschi<sup>1</sup>, Eric Flamand<sup>1,3</sup> and Luca Benini<sup>1,2</sup>*

<sup>1</sup>*ETH Zurich, Switzerland.*

<sup>2</sup>*University of Bologna, Italy.*

<sup>3</sup>*GreenWaves Technologies*

22 min

Modeling Energy-Performance Tradeoffs in ARM big.LITTLE Architectures.

*Evangelos Vasilakis<sup>1</sup>, Ioannis Soudris<sup>1</sup>, Vassilis  
Papaefstathiou<sup>2</sup>, Antonis Psathakis<sup>2</sup> and Manolis  
G.H. Katevenis<sup>2,3</sup>*

<sup>1</sup>*Chalmers University of Technology, Sweden*

<sup>2</sup>*FORTH-ICS, Greece*

<sup>3</sup>*Univ. of Crete, Greece*

22 min

Empirical CPU Power Modelling and Estimation in the gem5 Simulator.

*Karunakar Reddy Basireddy<sup>1</sup>, Matthew J.  
Walker<sup>1</sup>, Domenico Balsamo<sup>1</sup>, Stephan  
Diestelhorst<sup>2</sup>, Bashir M. Al-Hashimi<sup>1</sup> and Geoff V.  
Merrett<sup>1</sup>*

<sup>1</sup>*University of Southampton, UK*

<sup>2</sup>*ARM Ltd., UK*

22 min

uDMA: An Autonomous I/O Subsystem For IoT End-Nodes.

*Antonio Pullini<sup>1</sup>, Davide Rossi<sup>2</sup>, Germain Haugou<sup>1</sup>  
and Luca Benini<sup>1,2</sup>*

<sup>1</sup>*ETH Zurich, Switzerland.*

<sup>2</sup>*Univ. of Bologna, Italy.*

# Tuesday, September 26th

08:20-09:00	Registration
09:00-10:00	<b>Keynote Speech: 2</b> <b>Fast and Accurate CPS Simulation for the masses</b> <b>Keynote Speaker: Prof. Ioannis Papaefstathiou,</b> <b>Technical Univ. of Crete, Greece.</b> <b>Session Chairs: Prof. A. Hatzopoulos, Prof. G. Tsiatouhas</b>
10:00-10:20	Coffee break
10:20-11:35	<b>VARI Special Session</b> <b>Session Chairs: Dr. Nadine Azemard, Prof. D. Soudris</b>
25 min	Variability and Sensitivity to Process Parameters Variations in InGaAs Dual-Gate Ultra-Thin Body MOSFETs: A Scaling Perspective. <i>Nicolò Zagni, Francesco Maria Puglisi, Giovanni Verzellesi and Paolo Pavan</i> <i>Università di Modena e Reggio Emilia, Italy</i>
25 min	Effect of Supply Voltage on Random Telegraph Noise of Transistors under Switching Condition. <i>Mahfuzul Islam<sup>1</sup> and Hidetoshi Onodera<sup>2</sup></i> <sup>1</sup> <i>The University of Tokyo, Japan</i> <sup>2</sup> <i>Kyoto University, Japan</i>
25 min	Optical sensor process variability in a 0.18 µm high voltage CMOS technology. <i>Frederic Roger, Anderson Singulani and Jong Mun Park</i> <i>ams A.G., Austria</i>
11:35-11:50	Short break
11:50-13:05	<b>Session 4</b> <b>Novel technologies for high-performance, low-power and reliability</b> <b>Session Chairs: Dr. C.L. Sotiropoulou, Prof. S. Nikolaidis</b>
25 min	Human α-thrombin detection platform using aptamers on a silicon nanowire FET. <i>Lotta Römhildt<sup>1</sup>, Felix Zörgiebel<sup>1</sup>, Bergoi Ibarlucea<sup>1,2</sup>, Sebastian Pregl<sup>3</sup>, Maryam Vahdatzadeh<sup>1</sup>, Walter M. Weber<sup>2,3</sup>, Thomas Mikolajick<sup>2,3</sup>, Jörg Opitz<sup>4</sup>, Larysa Baraban<sup>1,2</sup> and Gianaurelio Cuniberti<sup>1,2</sup></i> <sup>1</sup> <i>Institute for Materials Science, Max Bergmann Center of Biomaterials, Dresden Univ. of Technology.</i> <sup>2</sup> <i>Center for Advancing Electronics Dresden, Dresden Univ. of Technology, Germany.</i> <sup>3</sup> <i>NaMLab GmbH, Germany.</i> <sup>4</sup> <i>Fraunhofer Institute for Ceramic Systems and Technologies, Germany.</i>

# Tuesday, September 26th

25 min	Suitability of FinFET introduction into eDRAM cells for operate at sub-threshold level.  <i>Esteve Amat, Antonio Calomarde, Ramon Canal and Antonio Rubio</i>  <i>Universitat Politecnica de Catalunya, Spain</i>
25 min	Failure Probability of a FinFET-based SRAM cell utilizing the Most Probable Failure Point.  <i>Michail Noltsis<sup>1</sup>, Eleni Maragkoudaki<sup>1</sup>, Dimitrios Rodopoulos<sup>2</sup>, Francky Catthoor<sup>2</sup> and Dimitrios Soudris<sup>1</sup></i> <sup>1</sup> <i>National Technical University of Athens, Greece</i> <sup>2</sup> <i>imec, Belgium</i>
13:05-14:10	Light Lunch
14:30-18:30	Visit to Royal Tomb of Phillip II
19:30-	Conference Dinner

# Wednesday, September 27th

08:20-09:00	Registration
09:00-10:00	<p>Keynote Speech: 3 Nonlinear Dynamics of Memristor Circuits in Locally Coupled Networks Keynote Speaker: Prof. Ronald Tetzlaff, TU Dresden, Germany Session chairs: Dr. Alon Ascoli, Prof. Dalibor Biolek</p>
10:00-10:45	<p>Poster Session - Coffee break Session Chair: Mr. Ioannis Messaris</p>
	<p>An FPGA-based Thermal Emulation Framework for Multicore Systems. <i>Md Shahidul Alam<sup>1</sup> and Alberto Garcia-Ortiz<sup>2</sup></i> <sup>1</sup><i>Univ. of Applied Sciences Bremerhaven, Germany</i> <sup>2</sup><i>ITEM, University of Bremen, Germany</i></p>
	<p>Rapid Power-Management Exploration Using Post-Processing of the System-Level Simulation Results. <i>Dominik Macko</i> <i>Slovak Univ. of Technology in Bratislava, Slovakia</i></p>
	<p>Timing Modeling at RT-level by Separation of Design - and Stress Related Aging Impacts. <i>Nils Koppaetzky<sup>1</sup>, Malte Metzdorf<sup>1</sup>, Reef Eilers<sup>1</sup>, Domenik Helms<sup>1</sup> and Wolfgang Nebel<sup>1,2</sup></i> <sup>1</sup><i>OFFIS Institute for Information Technology, Germany</i> <sup>2</sup><i>University of Oldenburg, Germany</i></p>
	<p>User dependent Aging Prediction Model for Automotive Controllers with Power Electronics. <i>Sunil Malipatlolla<sup>1</sup>, Ahmet Unutulmaz<sup>2</sup>, Domenik Helms<sup>1</sup> and Wolfgang Nebel<sup>1,3</sup></i> <sup>1</sup><i>OFFIS Institute for Information Technology, Germany</i> <sup>2</sup><i>Previously at OFFIS - Institute for Information Technology</i> <sup>3</sup><i>University of Oldenburg, Germany</i></p>
	<p>A Substrate Noise Reduction Methodology Based on Power Domain Separation of GALS Subcomponents. <i>Milan Babic<sup>1</sup> and Milos Krstic<sup>2</sup></i> <sup>1</sup><i>BTU Cottbus-Senftenberg, Germany,</i> <sup>2</sup><i>IHP, Germany</i></p>

# Wednesday, September 27th

From Edge To Cloud: Design and Implementation of a Healthcare Internet of Things Infrastructure.

*Dimosthenis Masouros<sup>1</sup>, Ioannis Bakolas<sup>1</sup>, Vasileios Tsoutsouras<sup>1</sup>, Kostas Siozios<sup>2</sup> and Dimitrios Soudris<sup>1</sup>*

<sup>1</sup>*National Technical University of Athens, Greece*

<sup>2</sup>*Aristotle University of Thessaloniki, Greece*

Capacitive Adiabatic Logic based on gap-closing MEMS devices.

*Ayrat Galisultanov<sup>1</sup>, Yann Perrin<sup>1</sup>, Hatem Samaali<sup>2</sup>, Louis Hutin<sup>1</sup>, Herve Fanet<sup>1</sup>, Philippe Basset<sup>2</sup> and Gael Pillonnet<sup>1</sup>*

<sup>1</sup>*CEA LETI, France,*

<sup>2</sup>*Univ. Paris-Est, ESYCOM, ESIEE Paris, France*

1-D Memristor-based Cellular Automaton for PseudoRandom Number Generation.

*Rafailia-Eleni Karamani<sup>1</sup>, Vasileios Ntinas<sup>1</sup>, Ioannis Vourkas<sup>2</sup> and Georgios Ch. Sirakoulis<sup>1</sup>*

<sup>1</sup>*Department of Electrical and Computer*

*Engineering, Democritus Univ. of Thrace, Greece,*

<sup>2</sup>*Pontificia Universidad Catolica de Chile, Chile*

10:45-13:00

## Special Session on Memristors

Session chairs: Prof. Ronald Tetzlaff, Dr. Alon Ascoli

22 min

Memristive Two-Ports.

*Dalibor Biolka<sup>1</sup>, Zdenek Biolka<sup>2</sup> and Viera Biolkova<sup>2</sup>*

<sup>1</sup>*UD Brno, Czech Republic*

<sup>2</sup>*Brno Univ. of Technology, Czech Republic*

22 min

On the Origin of the Fading Memory Effect in ReRAMs.

*Stephan Menzel<sup>1</sup>, Anne Siemon<sup>2</sup>, Camila La Torre<sup>2</sup>, Michael Schulten<sup>1</sup>, Rainer Waser<sup>1,2</sup>, Alon Ascoli<sup>3</sup> and Ronald Tetzlaff<sup>3</sup>*

<sup>1</sup>*Forschungszentrum Juelich, Germany*

<sup>2</sup>*RWTH Aachen, Germany*

<sup>3</sup>*TU Dresden, Germany*

22 min

Prototyping Memristors in Digital System with an FPGA-Based Testing Environment.

*Daniel Wust<sup>1</sup>, Mehrdad Biglari<sup>2</sup>, Johannes Knödtel<sup>2</sup>, Marc Reichenbach<sup>2</sup>, Christopher Soell<sup>2</sup> and Dietmar Fey<sup>2</sup>*

<sup>1</sup>*Friedrich-Alexander-Universität Erlangen-*

*Nürnberg, Computer Architecture, Germany,*

<sup>2</sup>*University Erlangen-Nuremberg, Germany*

# Wednesday, September 27th

22 min	Memristive Logic: A Framework for Evaluation and Comparison. <i>John Reuben<sup>1</sup>, Rotem Ben Hur<sup>1</sup>, Nimrod Wald<sup>1</sup>, Nishil Talati<sup>1</sup>, Pierre-Emmanuel Gaillardon<sup>2</sup>, Shahar Kvatinsky<sup>1</sup> and Ameer Haj Ali<sup>1</sup></i> <sup>1</sup> <i>Technion-Israel Institute of Technology, Israel,</i> <sup>2</sup> <i>Univ. of Utah, USA</i>
22 min	Parasitic Effects on Memristive Logic Architecture. <i>Xiaohan Yang, Adedotun Adeyemo, Anu Bala and Abusaleh Jabir</i> <i>Department of Computing &amp; Communication Technologies, Oxford Brookes Univ., UK.</i>
22 min	Pulse Controlled Memistor-based Delay Element. <i>Thanasin Bunnam<sup>1</sup>, Ahmed Soltan<sup>1</sup>, Danil Sokolov<sup>1</sup> and Alex Yakovlev</i> <sup>1</sup> <i>School of Electrical and Electronic Engineering, Univ. of Newcastle upon Tyne, UK.</i>
13:00-14:20	Lunch
14:20-15:26	Session 5 Power and timing modeling for new technologies and logic architectures. Session Chairs: Prof. Dietmar Fey, Prof. N. Konofaos
22 min	Analytical Hold timing fixing for Sub-Threshold Circuit Based on its Lognormal Distribution. <i>Jingjing Guo, Min Wang, Jizhe Zhu, Xinning Liu and Jun Yang</i> <i>Southeast University, China</i>
22 min	Temperature and Process-Aware Performance Monitoring and Compensation for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI Technology. <i>Alfio Di Mauro<sup>1</sup>, Davide Rossi<sup>2</sup>, Antonio Pullini<sup>1</sup>, Philippe Flatresse<sup>3</sup> and Luca Benini<sup>1,2</sup></i> <sup>1</sup> <i>ETH Zurich, Switzerland.</i> <sup>2</sup> <i>Univ. Of Bologna, Italy.</i> <sup>3</sup> <i>ST Microelectronics, France.</i>
22 min	Evaluation of Single-Phase Clocked Flip Flops at Near-Threshold Voltage Operation. <i>Yunpeng Cai<sup>1</sup>, James Myers<sup>2</sup>, Anand Savanth<sup>2</sup>, Pranay Prabhat<sup>2</sup>, Tom Kazmierski<sup>1</sup> and Alex Weddell<sup>1</sup></i> <sup>1</sup> <i>Univ. of Southampton, UK</i> <sup>2</sup> <i>ARM Ltd, UK</i>

# Wednesday, September 27th

15:26-15:50	Coffee break
15:50-17:20	Session 6 <b>Circuits and architectures for power and performance optimization</b> Session Chairs: Prof. G. Theodoridis, Prof. M. Dasygenis
22 min	High-Throughput FPGA Implementation of the CCSDS 122.0-B-1 compression standard. <i>Nikolaos Kefalas and George Theodoridis</i> <i>Univ. of Patras, Greece</i>
22 min	Parallelization and energy evaluation of interframe compression technique for video images – QSDPCM. <i>Dimosthenis C. Tsouros, Panagiotis N. Smyrlis and Minas Dasygenis</i> <i>Univ. of Western Macedonia, Greece</i>
22 min	High Voltage Recycling Scheme to Improve Power Consumption of Regulated Charge Pumps. <i>Steve Ngueya Wandji<sup>1</sup>, Jean-Michel Portal<sup>1</sup>, Hassen Aziza<sup>1</sup>, Julien Mellier<sup>2</sup> and Stephane Ricard<sup>2</sup></i> <sup>1</sup> <i>Aix Marseille Univ, Université de Toulon, CNRS, IM2NP, Marseille, France</i> <sup>2</sup> <i>Safran-Starchip, France</i>
22 min	Investigating the Robustness of Novel Power Analysis Attack Resilient Adiabatic Logic against PVT Variations. <i>Himadri Singh Raghav, Vivian Bartlett and Izzet Kale</i> <i>Univ. of Westminster, UK</i>
17:20-17:50	Awards - Closing ceremony