

Monday, September 25th

08:20-09:00	Registration
09:00-09:30	Opening
09:30-10:30	Keynote Speech: 1 Plenty of Room at the Bottom? Micropower Deep Learning for IoT end-nodes Keynote Speaker: Prof. Luca Benini, Univ.di Bologna,Italy Session Chairs: Dr. C.-L. Sotiropoulou, Prof. S. Nikolaidis
10:30-11:00	Coffee break
11:00-12:40	Session 1 Non conventional energy efficiency techniques using stochastic and bio-inspired techniques Session Chairs: Prof. G. Syrakoulis, Prof. A. Garcia-Ortiz
25 min	Approximate DIV and SQRT Instructions for the RISC-V ISA: An Efficiency vs. Accuracy Analysis. <i>Lei Li, Michael Gautschi and Luca Benini ETH Zurich, Switzerland</i>
25 min	FLINT+: A Runtime-Configurable Emulation-Based Stochastic Timing Analysis Framework. <i>Moritz Weißbrich¹, Guillermo Paya-Vaya¹, Holger Blume¹, Ardalan Najafi² and Alberto Garcia-Ortiz²</i> <i>¹Institute of Microelectronic Systems, Leibniz Univ. Hannover, Germany²ITEM, Univ. of Bremen, Germany.</i>
25 min	Energy Aware Networks-on-Chip Cortex Inspired Communication. <i>Erwan Moréac¹, Johann Laurent¹, Pierre Bomel¹, Andre Rossi², Emmanuel Boutillon¹ and Maurizio Palesi³</i> <i>¹Lab-STICC, Université de Bretagne Sud, France ²LERIA, Université d'Angers, France ³Department of Computer Science and Telecommunications Engineering, Univ. of Catania, Italy.</i>
25 min	Architecture Exploration of a Fixed Point Computation Unit using Precise Timing Spiking Neurons. <i>Thomas Mesquida¹, Alexandre Valentian¹, David Bol² and Edith Beigne¹</i> <i>¹Univ. Grenoble Alpes, CEA, LETI, MINATEC Campus, France ²Université catholique de Louvain, Belgium</i>
12:40-14:00	Lunch

Monday, September 25th

14:00-15:40	Session: 2
Three dimensional interconnects: architectures and test Session Chairs: Prof. K. Tatas , Prof. K. Siozios	
25 min	Edge Effect Aware Crosstalk Avoidance Technique for 3D Integration. <i>Lennart Bamberg, Amir Najafi and Alberto García-Ortiz</i> <i>ITEM, Univ. of Bremen, Germany</i>
25 min	3D-IC Signal TSV Assignment for Thermal and Wirelength Optimization. <i>Yuxin Qian, Cong Hao and Takeshi Yoshimura</i> <i>Graduate School of IPS, Waseda Univ. Japan.</i>
25 min	Embedded Toggle Generator to Control the Switching Activity during Test of Digital 2D-SoCs and 3D-SICs. <i>Leonidas Katselas¹, Angelos Athanasiadis¹, Alkis Hatzopoulos¹, Hailong Jiao², Christos Papameletis³ and Erik Jan Marinissen⁴</i> ¹ <i>Aristotle Univ. of Thessaloniki, Greece</i> ² <i>Eindhoven Univ. of Technology, Netherlands</i> ³ <i>Cadence Design Systems, USA</i> ⁴ <i>IMEC, Belgium.</i>
25 min	3DBUFFBLESS: A Novel Buffered-Bufferless Hybrid Router for 3D Networks-on-Chip. <i>Konstantinos Tatas, Savvas Savva and Costas Kyriacou</i> <i>Frederick University, Cyprus</i>
15:40-16:30	Poster Session - PhD Forum - Coffee break Session Chair: Mr. Ioannis Messaris
	A Fair Comparison of Adders in Stochastic Regime. <i>Ardalan Najafi¹, Moritz Weißbrich², Guillermo Payá Vayá² and Alberto Garcia-Ortiz¹</i> ¹ <i>ITEM, Univ. of Bremen, Germany</i> ² <i>Institute of Microelectronic Systems, Leibniz Universität Hannover, Germany</i>
	Placement-based SER Estimation in the Presence of Multiple Faults in Combinational Logic. <i>Georgios Ioannis Paliaroutis, Pelopidas Tsoumanis, Georgios Stamoulis and George Dimitriou</i> <i>University of Thessaly, Greece</i>

Monday, September 25th

A Topology Optimization Method for Low-Power Logic Circuits with Dual-Threshold Independent-Gate FinFETs.

Haotian Zhu, Jianping Hu, Huishan Yang, Yang Xiong and Tingfeng Yang

Ningbo University, China

Optimal Content-Dependent Dynamic Brightness Scaling for OLED Displays.

Daniele Jahier Pagliari, Enrico Macii and Massimo Poncino

Politecnico di Torino, Italy

Oscillation-based Technique for Post-Bond Parallel Testing and Diagnosis of Multiple TSVs.

Stylianos-Georgios Papadopoulos¹, Vasileios Gerakis¹, Yiorgos Tsiatouhas² and Alkis Hatzopoulos¹

¹*Aristotle Univ. of Thessaloniki, Greece,*

²*Univ. of Ioannina, Greece*

An Analytical Delay Model for ReRAM Memory Cells.

Carola de Benito¹, Rodrigo Picos¹, Mohamad Moner Al Chawa¹, Josep Lluís Rosselló¹, Miquel Roca¹, Spiros Nikolaidis² and Ioannis Messaris²

¹*Universitat Illes Balears, Spain*

²*Aristotle Univ. of Thessaloniki, Greece*

Power Proportional Adder Design for Internet of Things in a 65 nm Process.

Adrian Wheeldon, Jordan Morris, Danil Sokolov and Alex Yakovlev

Newcastle University, UK

Approximate Adder Segmentation Technique and Significance-Driven Error Correction.

Khaled Al-Maaitah, Ghaith Tarawneh, Ahmed Soltan, Issa Qiqieh and Alex Yakovlev

Newcastle University, UK

Phd forum

Fault-Tolerant Routing Methodology for Networks-on-Chip

S. Savva, Frederic University, Cyprus

Monday, September 25th

16:30-18:00

Session 3

**Energy efficiency for processing elements:
architectures and methodologies**

Session Chairs: Prof. V. Oklobdzija, Prof. N. Konofaos

22 min

Slow and Steady Wins the Race? A Comparison of Ultra-Low-Power RISC-V Cores for Internet-of-Things Applications.

*Pasquale Davide Schiavone¹, Francesco Conti^{1,2},
Davide Rossi², Antonio Pullini¹, Michael
Gautschi¹, Eric Flamand^{1,3} and Luca Benini^{1,2}*

¹ETH Zurich, Switzerland.

²University of Bologna, Italy.

³GreenWaves Technologies

22 min

Modeling Energy-Performance Tradeoffs in ARM big.LITTLE Architectures.

*Evangelos Vasilakis¹, Ioannis Sourdis¹, Vassilis
Papaefstathiou², Antonis Psathakis² and Manolis
G.H. Katevenis^{2,3}*

¹Chalmers University of Technology, Sweden

²FORTH-ICS, Greece

³Univ. of Crete, Greece

22 min

Empirical CPU Power Modelling and Estimation in the gem5 Simulator.

*Karunakar Reddy Basireddy¹, Matthew J.
Walker¹, Domenico Balsamo¹, Stephan
Diestelhorst², Bashir M. Al-Hashimi¹ and Geoff V.
Merrett¹*

¹University of Southampton, UK

²ARM Ltd., UK

22 min

uDMA: An Autonomous I/O Subsystem For IoT End-Nodes.

*Antonio Pullini¹, Davide Rossi², Germain Haugou¹
and Luca Benini^{1,2}*

¹ETH Zurich, Switzerland.

²Univ. of Bologna, Italy.

Tuesday, September 26th

08:20-09:00	Registration
09:00-10:00	Keynote Speech: 2 Fast and Accurate CPS Simulation for the masses Keynote Speaker: Prof. Ioannis Papaefstathiou, Technical Univ. of Crete, Greece. Session Chairs: Prof. A. Hatzopoulos, Prof. G. Tsiatouhas
10:00-10:20	Coffee break
10:20-11:35	VARI Special Session Session Chairs: Dr. Nadine Azemard, Prof. D. Soudris
25 min	Variability and Sensitivity to Process Parameters Variations in InGaAs Dual-Gate Ultra-Thin Body MOSFETs: A Scaling Perspective. <i>Nicolò Zagni, Francesco Maria Puglisi, Giovanni Verzellesi and Paolo Pavan</i> <i>Università di Modena e Reggio Emilia, Italy</i>
25 min	Effect of Supply Voltage on Random Telegraph Noise of Transistors under Switching Condition. <i>Mahfuzul Islam¹ and Hidetoshi Onodera²</i> <i>¹The University of Tokyo, Japan</i> <i>²Kyoto University, Japan</i>
25 min	Optical sensor process variability in a 0.18 μm high voltage CMOS technology. <i>Frederic Roger, Anderson Singulani and Jong Mun Park</i> <i>ams A.G., Austria</i>
11:35-11:50	Short break
11:50-13:05	Session 4 Novel technologies for high-performance, low-power and reliability Session Chairs: Dr. C.L. Sotiropoulou, Prof. S. Nikolaidis
25 min	Human α -thrombin detection platform using aptamers on a silicon nanowire FET. <i>Lotta Römheldt¹, Felix Zörgiebel¹, Bergoï Ibarlucea^{1,2}, Sebastian Pregl³, Maryam Vahdatzadeh¹, Walter M. Weber^{2,3}, Thomas Mikolajick^{2,3}, Jörg Opitz⁴, Larysa Baraban^{1,2} and Gianaurelio Cuniberti^{1,2}</i> <i>¹Institute for Materials Science, Max Bergmann Center of Biomaterials, Dresden Univ. of Technology.</i> <i>²Center for Advancing Electronics Dresden, Dresden Univ. of Technology, Germany.</i> <i>³NaMLab GmbH, Germany.</i> <i>⁴Fraunhofer Institute for Ceramic Systems and Technologies, Germany.</i>

Tuesday, September 26th

25 min	Suitability of FinFET introduction into eDRAM cells for operate at sub-threshold level. <i>Esteve Amat, Antonio Calomarde, Ramon Canal and Antonio Rubio</i> <i>Universitat Politecnica de Catalunya, Spain</i>
25 min	Failure Probability of a FinFET-based SRAM cell utilizing the Most Probable Failure Point. <i>Michail Noltsis¹, Eleni Maragkoudaki¹, Dimitrios Rodopoulos², Francky Catthoor² and Dimitrios Soudris¹</i> ¹ <i>National Technical University of Athens, Greece</i> ² <i>imec, Belgium</i>
13:05-14:10	Light Lunch
14:30-18:30	Visit to Royal Tomb of Phillip II
19:30-	Conference Dinner

Wednesday, September 27th

08:20-09:00	Registration
09:00-10:00	Keynote Speech: 3 Nonlinear Dynamics of Memristor Circuits in Locally Coupled Networks Keynote Speaker: Prof. Ronald Tetzlaff, TU Dresden, Germany Session chairs: Dr. Alon Ascoli, Prof. Dalibor Bielek
10:00-10:45	Poster Session - Coffee break Session Chair: Mr. Ioannis Messaris
	An FPGA-based Thermal Emulation Framework for Multicore Systems. <i>Md Shahidul Alam¹ and Alberto Garcia-Ortiz²</i> <i>¹Univ. of Applied Sciences Bremerhaven, Germany</i> <i>²ITEM, University of Bremen, Germany</i>
	Rapid Power-Management Exploration Using Post-Processing of the System-Level Simulation Results. <i>Dominik Macko</i> <i>Slovak Univ. of Technology in Bratislava, Slovakia</i>
	Timing Modeling at RT-level by Separation of Design - and Stress Related Aging Impacts. <i>Nils Koppaetzky¹, Malte Metzdorf¹, Reef Eilers¹, Domenik Helms¹ and Wolfgang Nebel^{1,2}</i> <i>¹OFFIS Institute for Information Technology Germany</i> <i>²University of Oldenburg, Germany</i>
	User dependent Aging Prediction Model for Automotive Controllers with Power Electronics. <i>Sunil Malipatlolla¹, Ahmet Unutulmaz², Domenik Helms¹ and Wolfgang Nebel^{1,3}</i> <i>¹OFFIS Institute for Information Technology, Germany</i> <i>²Previously at OFFIS - Institute for Information Technology</i> <i>³University of Oldenburg, Germany</i>
	A Substrate Noise Reduction Methodology Based on Power Domain Separation of GALS Subcomponents. <i>Milan Babic¹ and Milos Krstic²</i> <i>¹BTU Cottbus-Senftenberg, Germany,</i> <i>²IHP, Germany</i>

Wednesday, September 27th

From Edge To Cloud: Design and Implementation of a Healthcare Internet of Things Infrastructure.

Dimosthenis Masouros¹, Ioannis Bakolas¹, Vasileios Tsoutsouras¹, Kostas Siozios² and Dimitrios Soudris¹

¹National Technical University of Athens, Greece

²Aristotle University of Thessaloniki, Greece

Capacitive Adiabatic Logic based on gap-closing MEMS devices.

Ayrat Galisultanov¹, Yann Perrin¹, Hatem Samaali², Louis Hutin¹, Herve Fanet¹, Philippe Basset² and Gael Pillonnet¹

¹CEA LETI, France,

²Univ. Paris-Est, ESYCOM, ESIEE Paris, France

1-D Memristor-based Cellular Automaton for PseudoRandom Number Generation.

Rafailia-Eleni Karamani¹, Vasileios Ntinias¹, Ioannis Vourkas² and Georgios Ch. Sirakoulis¹

¹Department of Electrical and Computer Engineering, Democritus Univ. of Thrace, Greece,

²Pontificia Universidad Catolica de Chile, Chile

10:45-13:00

Special Session on Memristors

Session chairs: Prof. Ronald Tetzlaff, Dr. Alon Ascoli

22 min

Memristive Two-Ports.

Dalibor Biolek¹, Zdenek Biolek² and Viera Biolkova²

¹UD Brno, Czech Republic

²Brno Univ. of Technology, Czech Republic

22 min

On the Origin of the Fading Memory Effect in ReRAMs.

Stephan Menzel¹, Anne Siemon², Camila La Torre², Michael Schulten², Rainer Waser^{1,2}, Alon Ascoli³ and Ronald Tetzlaff³

¹Forschungszentrum Juelich, Germany

²RWTH Aachen, Germany

³TU Dresden, Germany

22 min

Prototyping Memristors in Digital System with an FPGA-Based Testing Environment.

Daniel Wust¹, Mehrdad Biglari², Johannes Knödtel², Marc Reichenbach², Christopher Soell² and Dietmar Fey²

¹Friedrich-Alexander-Universität Erlangen-Nürnberg, Computer Architecture, Germany,

²University Erlangen-Nuremberg, Germany

Wednesday, September 27th

22 min	<p>Memristive Logic: A Framework for Evaluation and Comparison.</p> <p><i>John Reuben¹, Rotem Ben Hur¹, Nimrod Wald¹, Nishil Talati¹, Pierre-Emmanuel Gaillardon², Shahar Kvatinsky¹ and Ameer Haj Ali¹</i></p> <p>¹Technion-Israel Institute of Technology, Israel, ²Univ. of Utah, USA</p>
22 min	<p>Parasitic Effects on Memristive Logic Architecture.</p> <p><i>Xiaohan Yang, Adedotun Adeyemo, Anu Bala and Abusaleh Jabir</i></p> <p><i>Department of Computing & Communication Technologies, Oxford Brookes Univ., UK.</i></p>
22 min	<p>Pulse Controlled Memristor-based Delay Element.</p> <p><i>Thanasin Bunnam¹, Ahmed Soltan¹, Danil Sokolov¹ and Alex Yakovlev¹</i></p> <p>¹School of Electrical and Electronic Engineering, Univ. of Newcastle upon Tyne, UK.</p>
13:00-14:20	Lunch
14:20-15:26	Session 5
	Power and timing modeling for new technologies and logic architectures.
	Session Chairs: Prof. Dietmar Fey, Prof. N. Konofaos
22 min	<p>Analytical Hold timing fixing for Sub-Threshold Circuit Based on its Lognormal Distribution.</p> <p><i>Jingjing Guo, Min Wang, Jizhe Zhu, Xinning Liu and Jun Yang</i></p> <p><i>Southeast University, China</i></p>
22 min	<p>Temperature and Process-Aware Performance Monitoring and Compensation for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI Technology.</p> <p><i>Alfio Di Mauro¹, Davide Rossi², Antonio Pullini¹, Philippe Flatresse³ and Luca Benini^{1,2}</i></p> <p>¹ETH Zurich, Switzerland. ²Univ. Of Bologna, Italy. ³ST Microelectronics, France.</p>
22 min	<p>Evaluation of Single-Phase Clocked Flip Flops at Near-Threshold Voltage Operation.</p> <p><i>Yunpeng Cai¹, James Myers², Anand Savanth², Pranay Prabhat², Tom Kazmierski¹ and Alex Weddell¹</i></p> <p>¹Univ. of Southampton, UK ²ARM Ltd, UK</p>

Wednesday, September 27th

15:26-15:50	Coffee break
15:50-17:20	Session 6 Circuits and architectures for power and performance optimization Session Chairs: Prof. G. Theodoridis, Prof. M. Dasygenis
22 min	High-Throughput FPGA Implementation of the CCSDS 122.0-B-1 compression standard. <i>Nikolaos Kefalas and George Theodoridis</i> <i>Univ. of Patras, Greece</i>
22 min	Parallelization and energy evaluation of interframe compression technique for video images – QSDPCM. <i>Dimosthenis C. Tsouros, Panagiotis N. Smyrlis and Minas Dasygenis</i> <i>Univ. of Western Macedonia, Greece</i>
22 min	High Voltage Recycling Scheme to Improve Power Consumption of Regulated Charge Pumps. <i>Steve Ngueya Wandji¹, Jean-Michel Portal¹, Hassen Aziza¹, Julien Mellier² and Stephane Ricard²</i> <i>¹Aix Marseille Univ, Université de Toulon, CNRS, IM2NP, Marseille, France</i> <i>²Safran-Starchip, France</i>
22 min	Investigating the Robustness of Novel Power Analysis Attack Resilient Adiabatic Logic against PVT Variations. <i>Himadri Singh Raghav, Vivian Bartlett and Izzet Kale</i> <i>Univ. of Westminster, UK</i>
17:20-17:50	Awards - Closing ceremony